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Abstract
Architectural Design Rewriting (ADR) is a rule-based approach for the design of dynamic software architec-
tures. The key features that make ADR a suitable and expressive framework are the algebraic presentation
and the use of conditional rewrite rules. These features enable, e.g. hierarchical (top-down, bottom-up
or composition-based) design and inductively-deﬁned reconﬁgurations. The contribution of this paper is
twofold: we deﬁne Hierarchical Design Rewriting (HDR) and present our prototypical tool support. HDR
is a ﬂavour of ADR that exploits the concept of hierarchical graph to deal with system speciﬁcations com-
bining both symbolic and interpreted parts. Our prototypical implementation is based on Maude and its
presentation serves several purposes. First, we show that HDR is not only a well-founded formal approach
but also a tool-supported framework for the design and analysis of software architectures. Second, our il-
lustration tailored to a particular algebra of designs and a particular scenario traces a general methodology
for the reuse and exploitation of ADR concepts in other scenarios.
Keywords: Maude, Rewriting Logic, SOS, Graphs, Software Architectures.
1 Introduction
Software architectures [10,27] describe the overall structure of software systems in
terms of components, their logical interrelationship and their spatial distribution.
They represent the organisational blueprint for the system to be designed and often
also for the process of building it. In particular, software architectures deﬁne the
communication and coordination mechanisms among components. Architectural
styles establish the rationale for certain classes of architectures, e.g. patterns that
should be fulﬁlled also in the presence of reconﬁgurations. Software architectures
are particularly useful for model-driven development of composite systems, since
they may focus on some of the relevant aspects, amenable for a speciﬁc analysis,
while inessential details may be abstracted away during the generative process.
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An interesting application area of the software architecture concept is within
the service-oriented computing (SOC) approach, which poses serious challenges to
the software engineer in terms of scalability, open-endedness and dynamic recon-
ﬁguration. We think that formal models are needed to guide the otherwise error-
prone development of complex applications that span over heterogeneous platforms.
Moreover, particular care is required for the integration of languages and models at
diﬀerent levels of abstraction during the design, deployment and run-time phases.
Architectural Design Rewriting. The application of model driven develop-
ment methodologies to service-oriented platforms is the subject of EU-IST-FET-
GC2 project SENSORIA. Within SENSORIA, we study the role of architectural
styles deﬁned in terms of well known concepts of algebraic semantics, like Meseguer’s
rewriting logic [23] and Plotkin’s structural operational semantics (SOS) [25]. Our
approach is based on a design methodology called Architectural Design Rewriting
(ADR), which has been conceived in the spirit of initiatives like [20] that promote
the conciliation of software architectures and process calculi by means of graphi-
cal methods. ADR is able to model, within the same formalism, design, execution
and reconﬁguration. The general idea of ADR was ﬁrst presented in [6]. In [5] we
showed the expressiveness and ﬂexibility of the approach by applying ADR to the
design and reconﬁguration of the SENSORIA Reference Modelling Language [14],
an emergent paradigm inspired by the Service Component Architecture.
In ADR, an architectural style is an algebra where the values (i.e. the archi-
tectures) are usually graph structures representing components and their intercon-
nections, typed by an interface which expresses the external connection capabilities
for composing larger architectures. The operators are themselves graph structures
with holes (referenced via variables), and the application step consists of replac-
ing variables with values by respecting the connection capabilities and by possibly
simplifying (i.e. reducing to normal form) the resulting graph structure. ADR can
exploit diﬀerent kinds of graph structures, depending on the applicative domain.
For example, in one of its more general forms, such graph structures can contain
special nodes representing some parameters of the system taking values over a ﬁnite
domain, special edges representing constraints over the admissible assignments to
certain groups of nodes and the simpliﬁcation phase can involve performing con-
sistency checks, merging nodes, and solving adjacent constraints. Other examples
are given by taking relational structures over nodes as edges, or by taking algebraic
theories as nodes and theory morphisms as edges.
The basic idea of ADR is to internalise most design details within the algebra
deﬁning the architectural style, and to oﬀer a much more abstract (and simpler)
tool to the software engineer who takes care of the software life cycle. In particular,
a software architecture is likely to be inadequate to describe the state of a system in
its life cycle, since design information which is needed in the reconﬁguration phases
might have been abstracted away. On the other end, if the full architectural infor-
mation is kept, then it is likely that many useless details are recorded. Representing
partial architectural information and ﬁnding a good balance of meta-information to
record is a challenge that aﬀects the eﬀectiveness and eﬃciency of the approach.
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Run time behaviour is modelled in ADR by possibly decorating components
with their memory values and by applying conditional rewrite rules, or SOS rules,
representing the desired communication semantics in a process calculi style.
Similarly, reconﬁguration is also represented by suitable rewrite rules. Local re-
conﬁgurations are deﬁned by ordinary rewrite rules, while global reconﬁgurations
(e.g. reconﬁgurations which must apply inductively to all substructures) are ex-
pressed via conditional rewrite rules or via SOS rules. The main advantages of
such mechanisms is that complex reconﬁguration schemes can be deﬁned induc-
tively at any level of abstraction and that style-guarantees during reconﬁguration
or execution are ensured by construction.
Contribution. In this paper we introduce a ﬂavour of the ADR approach,
called Hierarchical Design Rewriting (HDR) which has hierarchical graphs as the
underlying algebra of designs. While in previous ADR papers only ﬂat graphs were
considered, in HDR the idea is to allow also the insertion of nested graphs within
the edges of the base graph model, taking advantage of the presence of symbolic
operators (whose application is modelled as an explicit substitution, i.e. without
the simpliﬁcation phase) besides ordinary interpreted operators. This allows the
representation of partial architectural information and also provides a neat visual
representation of designs. However, in this paper we propose for the ﬁrst time
the role of derived operators as a disciplined and eﬃcient way to deal with partial
architectural information.
We describe a methodology for implementing HDR speciﬁcations in Maude [9],
that can serve as a useful executable support for the HDR approach. The method-
ology is illustrated on the basis of a toy case study on spam ﬁltering, which has
been selected to concentrate the attention on the main features of the approach.
The choice of Maude is mainly motivated by the fact that: (i) built-in mem-
bership equational theories directly support typability of architectures, (ii) rewrite
rules directly support reconﬁgurations based on conditional term rewriting, (iii)
standard techniques for encoding labelled transitions deﬁned via SOS rules (needed
to support inductively deﬁned reconﬁgurations) also exist [28], and (iv) built-in
tools such as the LTL model checker can be used to perform veriﬁcation.
Structure of the paper. Section 2 gives the basic background on ADR and
discussed the issue of partial architectural information. Section 3 presents our im-
plementation of the graph structures underlying HDR. Section 4 shows how to write
HDR speciﬁcations. Section 5 illustrates how to analyse HDR prototypes with ad-
hoc and built-in mechanisms such as rewriting strategies or the LTL model checker.
Section 6 draws some conclusion and sketches our future research programme on
ADR. We assume the reader has some familiarity with the Maude syntax.
2 Architectural Design Rewriting
In this section we mainly give brief overview of the key features of ADR and in-
troduce a discussion on the use derived operators to represent partial architectural
information. We refer the reader to [5,6] for a more detailed presentation and ad-
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Fig. 1. Type graph of the spam ﬁlter example.
ditional examples.
Roughly an ADR system can be presented as a (many-sorted) process algebra
interpreted over a particular semantic domain. The idea is that architectural designs
are modelled by suitable typed hypergraphs called designs, which are the values
of the domain. Designs come equipped with their symbolic proofs of construction
called design terms, which are the process terms of the process algebra. The interest
is thus restricted to style-conformant designs, i.e. those designs for which at least
one corresponding design term can be found. Finally, reconﬁgurations are deﬁned
over design terms instead of actual architectures, taking advantage of the algebraic
presentation to deﬁne them inductively as ordinary term rewrite and conditional
SOS rules. One of the main objectives of ADR is the ability to guarantee by
construction that reconﬁgurations are style-preserving.
Type graphs and designs. The use of graphs to model architectural designs
has been quite popular in the literature (e.g. [2,24]) and it combines the user-friendly
visual representation with formal models for graph rewriting. As explained below,
we shall rely on hypergraphs, where a single (hyper)edge can be attached to one,
two or many nodes, but will omit the preﬁx ‘hyper’ for simplicity.
A design is a well-formed architecture with a typed interface (represented by a
distinguished edge) and an internal structure (called the body graph). The interface
is an abstract view of the design as a single component, thus hiding its internal
representation (except for those nodes that are exposed in the interface). More
precisely, we shall ﬁx a vocabulary T of architectural elements (called a type graph)
and then deﬁne designs as suitable T -typed graphs.
We recall that a graph is tuple G = 〈V,E, θ〉 where V is the set of nodes, E is the
set of edges and θ : E → V ∗ is the tentacle function. Given a graph T (called the
type graph), a T -typed graph is a pair 〈G, tG : G → T 〉, where G is the underlying
graph and tG : G → T is a graph morphism.
We distinguish two kinds of edges in the type graph: terminals T and non-
terminals NT . Likewise string grammars, terminal edges represent basic, non-
reﬁnable, concrete components of the architecture, while non-terminal edges, rep-
resent complex, reﬁnable, abstract components. From now on we assume that all
our graphs are T -typed and omit to mention it explicitly (the type graph will be
always clear from the context).
Deﬁnition 2.1 A design is a triple d = 〈Ld, Rd, id〉, where Ld is the interface
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Fig. 2. Example of a ﬁltered client design in the spam ﬁlter scenario.
graph consisting of a single non-terminal edge (called interface) whose tentacles are
attached to distinct nodes; Rd is the body graph; and id : VLd → VRd is the total
function associating body nodes to interface nodes.
A design d is partial (resp. concrete) if Rd contains (resp. does not contain)
non-terminal edges. In service-oriented applications dealing with partial designs is
natural and essential: the architecture of services is only instantiated when needed
after a proper discovery, selection and binding.
The diﬀerent classes of edges used in the spam-ﬁltering example are represented
in the type graph drawn in Figure 1, where an explicit numbering or naming of
tentacles is avoided under the assumption that the order of tentacles leaving each
edge is given by considering the leftward tentacle as the ﬁrst one and the remaining
tentacles as clockwise ordered.
Our graphical notation uses plain boxes and boxes with title bar for terminals
and non-terminals, respectively. In particular, among terminals we assume that a
set of basic ﬁltering units {filteri}i∈I is available that can mark message headers
with spam likeliness information by applying diﬀerent criteria, possibly on diﬀerent
parts of the message (sender, subject, body, etc.). Moreover we assume that other
two terminal edges mux and dmux are available, respectively for dispatching and
for collecting messages. The non-terminals account for generic ﬁlters (Filter),
multiplexers (Mux) and demultiplexers (Dmux), a plain mail client (Client) and a
ﬁltered mail client (Fclient).
Our visual representation of a design is obtained by drawing the interface edge
as an outermost box ﬁlled with the body graph. Dashed lines denote the nodes
exposed in the interface. An example of a design of type Fclient is in Figure 2.
Architectural styles, design productions and design terms. An architec-
tural style consists of a vocabulary of architectural elements (the type graph) and
a set of design productions indicating how they can be interconnected.
Deﬁnition 2.2 A production is a tuple p = 〈Lp, Rp, ip, lp〉 where 〈Lp, Rp, ip〉 is a
design with np occurrences of non-terminal edges in Rp that are mapped by the
bijection lp on the segment [1, 2, . . . , np].
Each production p has an obvious functional reading p : A1×A2×. . .×Anp → Ap,
where × has precedence on →, Ap is the type of the interface and Ak is the type of
the k-th non-terminal edge ek of Rp (i.e. ek = l−1p (k)). In fact, p can be considered as
the obvious graph pasting that, when applied to a tuple of designs 〈d1, d2, . . . , dnp〉
(of types A1, A2, . . . Anp , respectively), returns a design p(d1, d2, . . . , dnp) of type
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Fig. 3. Some design productions of the spam ﬁlter scenario.
Ap obtained by replacing each non-terminal edge ek in Rp with the graph Rdk
(preserving the correspondence of tentacles).
However, it should be evident that ADR modelling has at least two options
regarding the level of abstraction: the purely symbolic initial algebra associated
with productions, where the non-terminals become sorts and each p becomes an
operator of the signature, or the fully evaluated algebra of concrete designs, where
the construction proof is abandoned and the only additional information retained
concerns the sort of the design, i.e. its interface.
Productions admit the same compact graphical representation as designs, the
only diﬀerences are the name and type of the operation in the title bar and the
total ordering of the non-terminals in the body graph, which again we assume to
be implicitly given by the occidental reading direction.
Some interesting productions of our spam-ﬁltering example are depicted in Fig-
ure 3. The top-left production is filter and deﬁnes a basic spam ﬁlter. Actually,
since we might be interested in having diﬀerent classes of spam ﬁlters we shall
use a parametrised version filteri. The nearby seq production takes any two
designs of type Filter and compose them in series, so that their ﬁltering and
header-marking activities will be carried out sequentially. Production par com-
poses any two designs of type Filter in parallel, introducing dedicated Mux and
Dmux components, respectively to dispatch messages to the two ﬁlters and to col-
lect their responses. Note that the results of sequential and parallel compositions
are yet designs of type Filter. The bottom-left production bypass deﬁnes the
empty ﬁlter. Finally, a ﬁltered client is obtained by preﬁxing a client with a ﬁl-
ter via the bottom-right production wrap. According to this syntax, the design
term wrap(seq(filter1, par(filter2, mux, dmux, filter3)), client) describes the
Fclient design in Figure 2.
Reconﬁgurations as rewrites. Reconﬁgurations are deﬁned over design terms
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Fig. 4. An unconditional rewrite rule for swapping two sequential ﬁlters.
instead of actual architectures to exploit the algebraic presentation of ADR.
A local reconﬁguration rule is just a rewrite rule l → r. There is a very simple
suﬃcient condition for enforcing style preservation, namely that both l and r are
terms of the same type. Then, it is possible to apply the rule in any larger archi-
tecture C[η], where η assigns design terms to variables and where C[] is any term
with one hole (a context) with the same type as l. After the reconﬁguration, the
well-typed architecture C[rη] is obtained.
For example, rule swap : seq(x1,x2)→ seq(x2,x1) reconﬁgures a series of two
ﬁlters by swapping the elements of the sequence. The graphical representation of
the interpreted rule is given in Figure 4.
Reconﬁgurations as SOS rules. Reconﬁguration rules of the form l → r as
deﬁned above can be applied in any enclosing context and with any arguments. In
case certain local changes in the architecture are subordinated to the corresponding
adaptation of the adjacent environment we can use conditional reconﬁguration rules,
expressing that a composed architecture can be rewritten only if its sub-components
are suitably transformed ﬁrst. This step makes the formalism very powerful. Simple
conditional rewrites take the form:
t1
a1→ t′1 . . . tn an→ t′n
l
a→ r
meaning that, given an assignment η, the architecture lη can be reconﬁgured accord-
ing to rη only if each tiη can be reconﬁgured to t′iη. The labels better discriminate
the various kinds of reconﬁgurations that are taking place. Moreover, transition
labels make it possible to change the type of the rewritten design (see [5,6] for
examples), while this is not allowed when unlabelled rules are considered.
For instance, suppose one needs to deﬁne a reconﬁguration to completely serialise
an arbitrary ﬁlter. This can be done in SOS style by the following rules (Figure 5
illustrates rule par2seq):
filter2seq: filter
2seq−→ filter seq2seq: x1
2seq−→ x3 x2 2seq−→ x4
seq(x1,x2)
2seq−→ seq(x3,x4)
par2seq:
x1
2seq−→ x3 x2 2seq−→ x4
par(x1,x5,x6,x2)
2seq−→ seq(x3,x4)
wrap2seq: x1
2seq−→ x3
wrap(x1,x2) −→ wrap(x3,x2)
Partial information as hierarchical designs and derived operators. The
reconﬁguration rules just already suggest the convenience to deal with partial ar-
chitectural information. For instance, if all the reconﬁgurations deal with ﬁlters
it is not necessary to keep the information about the construction of multiplexers,
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Fig. 5. A conditional rewrite rule to serialise a ﬁlter.
Fig. 6. Derived operator dpar.
demultiplexers and clients.
One way to achieve this is by just by evaluating those part of the architecture
whose structure is no more useful. In the example, one could evaluate every term of
type Mux, Dmux and Client resulting in a hierarchical design. But a more disciplined
way is to use derived operators. For instance, suppose we want to consider just single
multiplexers and demultiplexers. Then we can deﬁne a derived operator dpar as
dpar(x1,x2) = par(x1,mux,dmux,x2), which is represented in Figure 6.
We now have a binary parallel operator that abstracts away from multiplexers
and lets the software architect and the reconﬁguration mechanisms concentrate on
the ﬁlters. For instance, the rule par2seq becomes simpler:
par2seq :
x1
2seq−→ x3 x2 2seq−→ x4
dpar(x1,x2)
2seq−→ seq(x3,x4)
Another possible derived operator for parallelising ﬁlters could be convenient in
a situation where no multiplexer and demultiplexer are used at all since we accept
that the ﬁrst parallel ﬁlter that picks up the message is responsible for ﬁltering it,
i.e. we pass from a scenario where both parallel ﬁlters are used to a scenario where
some of the parallel ﬁlters is applied.
3 Implementing Hierarchical Design Rewriting
The big picture of our implementation is represented in Figure 7. We have im-
plemented a set of modules DESIGN-* implementing the ADR-based algebra of hi-
erarchical designs. These are built on a couple of modules implementing graph
related concepts: graphs, graph morphisms, etc. Concrete scenarios, like that of
spam ﬁlters, follow our ADR methodology and are intended to be interpreted in one
ADR-suited algebra. In this section we will focus on our running example scenario
and the algebra of designs described in the previous section.
We shall oﬀer a methodology to develop ADR-based languages and use them
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Fig. 7. Module hierarchy of the implementation of ADR in Maude.
for the design and analysis of software systems. For this purpose we will travel
through our implementation from the low level of graphs to the algebra of designs
to the design of a simple scenario. Due to obvious space restrictions we shall include
ﬂashes of Maude code, only. However the complete speciﬁcation of our prototypical
implementation can be downloaded [6]. In particular, we neglect the declaration of
variables which are identiﬁed since all of them are suﬃxed with a natural number
and their type is clear from the context.
3.1 Graphs
Though not inherent to ADR we believe that it is worth giving some hints on our
implementation of graphs in Maude which is given by a couple of functional modules
GRAPH-*. Such modules import various standard Maude modules to deal with maps,
sets and lists, for instance.
The module GRAPH-CONSTRUCTORS contains the deﬁnition of the main sorts of
the algebra of graphs which are Node, Edge, Tentacle (a view for lists of edges),
Graph and [Graph].
Sort Graph is intended to represent well-formed graphs, while its kind [Graph]
might also include bad-formed graphs. Below we see the operation to construct
graphs. It sticks to our formal model, i.e. it constructs a graph from a set of nodes,
a set of edges and a map from edges to lists of nodes.
op graph : Set{Node} Set{Edge} Map{Edge,Tentacle} -> [Graph] .
It is easy to see that not any such tuple deﬁnes a proper graph, i.e. the tentacle
function might relate edges and nodes that are not part of the graph. That is
why the operation returns the kind and not the sort of Graph. Well-formedness is
deﬁned by a membership equation which assigns sort Graph to a term constructed
via graph whenever the domain of the tentacle function is contained in the set of
edges and the codomain in the set of nodes. This check is computed via function
domcodom.
cmb graph(N1,E1,M1) : Graph if domcodom(N1,E1,M1) .
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Note that also other graph operators could (but should not) produce bad-formed
graphs. This mechanism serves also for debugging purposes, i.e. obtaining a bad-
shaped graph is a sign of possible bugs. This technique is applied in almost all our
modules. Thus we will not explain it again. It suﬃces to note that kinds are used to
refer to possibly bad-formed structures and for each of them there is a membership
axiom to determine well-formedness.
The functional module GRAPH-MORPHISMS implements graph morphisms. Below
we see the signature of the constructor of graph morphisms: it takes two graphs
and two pairs of mappings (from nodes to nodes and edges to edges) and returns a
graph morphism.
op morphism : Graph Map{Node,Node} Map{Edge,Edge} Graph -> [GraphMorphism] .
Further modules implement utilities like composition functions for morphisms,
membership equations for isomorphisms or the refreshment of graphs w.r.t to an-
other one (i.e. renaming of the items of a graph to not clash with those of another
one). This operation is fundamental in the implementation of the hyperedge re-
placement operation.
3.2 Hierarchical Designs
The algebra of hierarchical designs consists of two sorts tDesign and hDesign that
correspond to well-formed typed ﬂat designs and hierarchical designs, respectively.
Flat and hierarchical designs have constructors tdesign and hdesign. Opera-
tion tdesign constructs a ﬂat design from a pair of graph morphisms (that respec-
tively correspond to the typed interface and body of a design), the map of interface
nodes to the body nodes and the list of non-terminal edges in the body.
op tdesign : GraphMorphism GraphMorphism Map{Node,Node} List{Edge} -> [tDesign] .
op hdesign : tDesign List{hDesign} -> [hDesign] .
op apply : hDesign -> hDesign .
Operation hdesign takes as argument a ﬂat design and a list of hierarchical
designs. The idea is that the i-th hierarchical design corresponds to the i-th non-
terminal of the ﬂat design.
The main operation over hierarchical designs consists of ﬂattening the ﬁrst non-
terminal edge, i.e. substituting the non-terminal edge by the corresponding hierar-
chical design. The operation is called apply (in honour of the analogy of making
eﬀective the symbolic application) and it basically implements the concept of type-
consistent hyper-edge replacement [16].
Further operations are based on it to ﬂatten designs at will. In particular,
operation flat performs all possible applications to a hierarchical design such that
if no symbolic occurrence is present the design is completely ﬂattened.
3.3 Further implementation issues
In order to reason about structural properties of graphs and designs we have im-
plemented a Courcelle’s monadic second-order logic of graphs [11]. Roughly, allows
to quantify over graph items and sets of graph items, to compare items, etc. The
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logic is expressive enough to express reachability, for instance.
To facilitate debugging activities and to oﬀer a visual representation of our
internal graph and design structures we have implemented modules that export to
various graphical formats such as dot [15] and GraphML [4] so that we can then
use visual tools such as Graphviz [15] and yEd [12]. In these paper we are using
the latter due to the nice result in layouting hierarchical graphs.
There are several performance-related issues that might be worth discussing.
Unfortunately, we do not have space for treating all of them in their deserved deep-
ness. We want, however, mention one ADR-inherent interesting issue which regards
the use of membership equations. We note that in the low level modules GRAPH-*
there are a lot of checks that are superﬂuous since well-formedness is guaranteed in
ADR by the way in which operations are interpreted at the higher levels. Having
checked the well-formedness for the interpretations once, most equational axioms
could be bypassed with a considerable saving during the rewrite and reduction steps,
specially during the evaluation of ﬂattening functions.
4 Speciﬁcation with HDR
4.1 Symbolic speciﬁcation
The ﬁrst thing to do when designing a scenario is to deﬁne the signature of the
architectural style. Below we see an excerpt of module FILTER-STYLE which deﬁnes
the sorts for our example and the signature of the various operations. It is worth
noticing the relation with the style vocabulary, i.e. the type graph (see Figure 1).
In general, one should deﬁne a sort for each non-terminal edge.
sorts Mux Dmux Filter Client Fclient .
...
ops mux bypass : -> Mux [ctor] .
ops demux bypass : -> Dmux [ctor].
ops bypass filter : -> Filter [ctor] .
op seq : Filter Filter -> Filter [assoc id: bypass frozen ctor] .
op par : Filter Filter -> Filter [frozen ctor] .
op wrap : Filter Client -> Fclient [ctor frozen].
op client : -> Client [ctor].
Observe that for some of them we have introduced axioms and attributes. For in-
stance the fact that a bypass is the identity element of seq, the operation that puts
two ﬁlters in sequence. The axiomatisation of the free algebra is not always triv-
ial and depends on the axiomatisation of the intended interpreted algebra: axioms
should not identify symbolic terms as equivalent if the corresponding evaluations are
not equivalent. In particular we want to work with designs up to isomorphism and
this means that our symbolic axioms should not identify non-isomorphic designs.
The axiomatisation of the symbolic algebra might be a complicated and error-
prone task. The readers are invited to test this by reasoning why we did not deﬁne
par to be commutative and associative and to ﬁgure out what axioms would hold
for a derived operator where multiplexers and demultiplexers are bypassed.
It is also worth noticing that some operations are declared to be frozen. This
is needed to encode SOS-based reconﬁguration rules as we shall see. Recall that a
frozen operators inhibit rewrite at their subterm arguments [7].
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Once ﬁxed the signature we can already deﬁne a module
FILTER-RECONFIGURATION with reconﬁguration rules that act at the sym-
bolic level of abstraction. Recall that ADR combines both rewriting logic and
SOS-like rewriting rules.
As an example of an ordinary rewrite rule consider the operation that swaps a
sequence of ﬁlters. The graphical representation can be seen in Figure 4.
rl [swap] : seq(x1,x2) => seq(x2,x1) .
In ADR one can design more complex reconﬁgurations like the one that takes an
arbitrarily complex ﬁlter and serialises it. We see below how this is implemented in
Maude. Our encoding of SOS follows [28]. Recall, that in our notation unlabelled
rules correspond to reactive rules while labelled ones are in SOS style. Here label
refers to the SOS label, i.e. the preﬁx of the target used in SOS rules, while the
name of the rule refers to the Maude label (the tag between the brackets).
Thus, a ﬁrst set of rules has the purpose of propagating unlabelled rules so that
they can be applied in any context. This is necessary since operations are declared
to be frozen. Below we see the propagating rules for context seq.
crl [prop] : seq(x1,x2) => seq(x3,x2) if x1 => x3 .
crl [prop] : seq(x1,x2) => seq(x1,x3) if x2 => x3 .
Terms are rewritten into their serialised version preﬁxed with label 2seq. For in-
stance, a filter is trivially serialised into a filter via rule filter2seq. Rewriting
ser and par occurrences require both their arguments to be appropriately rewritten
with label 2seq. This is performed by rules seq2seq and par2seq. A last unlabelled
rule wrap2seq allows to rewrite a wrapped client given that its ﬁlter is serialised.
The last rule is unlabelled and thus closes the SOS inference. This means that it
can be applied in any larger context where the ﬁltered client can occur.
rl [filter2seq] : filter => {’2seq}filter .
crl [seq2seq] : seq(x1,x2) => {’2seq}seq(x3,x4)
if x1 => {’2seq} x3 /\ x2 => {’2seq} x4 .
crl [par2seq] : par(x1,x5,x6,x2) => {’2seq}seq(x3,x4)
if x1 => {’2seq} x3 /\ x2 => {’2seq} x4 .
crl [wrap2seq] : wrap(x1,y1) => wrap(x2,y1) if x1 => {’2seq} x2 .
Recall that Figure 5 depicts the graphical representation of rule par2seq.
4.2 Interpreted Speciﬁcation
The next step to do is to give the interpretation of the abstract view in the selected
ADR-based algebra. We show our choice for handling the algebra of hierarchical
designs. Module FILTER-DESIGN starts deﬁning the type graph that constitutes our
architectural vocabulary (see Figure 1).
eq typegraph = graph( (filterpoint) ,
(filter-ed , Filter-ed , Fclient-ed, Client-ed, client-ed, mux-ed,
dmux-ed, Mux-ed, Dmux-ed),
(filter-ed |-> filterpoint filterpoint ,
Filter-ed |-> filterpoint filterpoint,
mux-ed |-> filterpoint filterpoint filterpoint ,
dmux-ed |-> filterpoint filterpoint filterpoint ,
Mux-ed |-> filterpoint filterpoint filterpoint ,
Dmux-ed |-> filterpoint filterpoint filterpoint ,
Fclient-ed |-> filterpoint , Client-ed |-> filterpoint ,
client-ed |-> filterpoint)) .
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To avoid confusion we do not overload operations and sorts and prefer to use
suﬃx with -ed for each type of edge.
Next, for each design production we deﬁne a constant (with name suﬃxed with
-dp) consisting of the design that corresponds to the design production. For instance
seqdp is the design deﬁned below. Note how edges e(1),e(2) are the non-terminals
of type Filter that correspond to the arguments of the operation.
eq seq-dp = tdesign(morphism(graph((n(1) , n(2)),e(1),(e(1) |-> n(1) n(2))),
(n(1) |-> filterpoint , n(2) |-> filterpoint),
(e(1) |-> filterse),
typegraph),
morphism(graph((n(1) , n(2) , n(3) ),
(e(1) , e(2)),(e(1) |-> n(1) n(3) , e(2) |-> n(3) n(2) ) ),
(n(1) |-> filterpoint , n(2) |-> filterpoint ,
n(3) |-> filterpoint ),
(e(1) |-> Filter-ed , e(2) |-> Filter-ed),
typegraph),
(n(1) |-> n(1) , n(2) |-> n(2)),
(e(1) e(2))) .
Now, for each operation f we deﬁne an interpreted version f-i. We prefer to
do like this instead of using equations in order to be free to combine symbolic and
interpreted operations and to have rewrite rules to interpret or uninterpret (i.e.
typing) at will. We see below how we use the constants we mentioned above and
the operation flat to deﬁne the interpreted operations.
eq bypass-i = hdesign(bypassdp,nil) .
eq filter-i = hdesign(filterdp,nil) .
eq seq-i(x1,x2) = flat(hdesign(seqdp,(x1 x2))) .
eq par-i(x1,x2,x3,x4) = flat(hdesign(pardp,(x1 x2 x3 x4))) .
eq wrap-i(x1,y1) = flat(hdesign(wrapdp,(x1 y1))) .
The design in Figure 2 is the result of evaluating:
wrap-i(seq-i(filter-i,par-i(filter-i,mux-i,dmux-i,filter-i)),client-i)
4.3 Derived operators and Partially Interpreted Designs
We now return to the issue of considering partial architectural information. As we
already stated, one way to deal with it is to just evaluate some parts of a design
term. In order to have design terms that mix evaluated and symbolic parts we need
to declare the sorts of our style algebra to be subsorts of hDesign. For instance, a
term like
\texttt{iwrap(seq(filter, par(filter, imux, imux, filter)), iclient)}
preserves architectural information of ﬁlters only.
It is worth noticing that a partially interpreted term is, implicitly, a derived op-
erator. However, if one does not use an explicit symbolic operator, writing rules and
matching them becomes cumbersome and ineﬃcient. We believe that a disciplined
way of dealing with partial information is by means of suitable derived operators,
which can be seen as encoding of atomic design steps.
Consider, for example, the variant of the scenario that we suggested in Section 2
where one is interested in single multiplexers and demultiplexers only. We deﬁne
the signature for dpar.
op dpar : Filter Filter [ctor].
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The declaration as constructor and the direction of the equation are not an
accident: we want now the derived operator to be in normal form, to be able to use
it eﬃciently in the left-hand side of reconﬁgurations.
Its interpreted version can now be given directly or in terms of the initial algebra.
eq dpar-i(x1,x2) = par-i(x1,mux-i,dmux-i,x2) .
We can now adapt the reconﬁguration to serialise parallel ﬁlters:
crl [par2seq] : dpar(x1,x2) => {’2seq}seq(x3,x4) if x1 => {’2seq} x3 /\ x2 => {’2seq} x4 .
4.4 Further speciﬁcation issues
ADR is well suited for a design-by-reﬁnement approach. In order to automatise the
procedure we can implement a module FILTER-REFINEMENT where we give a rewrite
theory that simulates the reﬁnement process. In the code excerpt below we see how
we can construct all possible design terms of type Filter. Constant Filter-nt
stands for a non-terminal symbol of type Filter. The rules then can be seen as
the context-free graph grammar view of our design productions. For instance, rule
seq reﬁnes a ﬁlter as a sequence of ﬁlters.
op Filter-nt : -> Filter [ctor] .
rl [bypass] : Filter-nt => bypass .
rl [filter] : Filter-nt => filter(0) .
rl [filter] : Filter-nt => filter(1) .
...
rl [seq] : Filter-nt => seq(Filter-nt,Filter-nt) .
rl [par] : Filter-nt => par(Filter-nt,Mux-nt,Dmux-nt,Filter-nt) .
In general, the construction of such a rewrite theory for a given set of productions
is straightforward: all one needs is a non-terminal symbol for each sort and a
rule Σ-nt => f(Σ1-nt,...,Σn-nt) for each operation f : Σ1 ... Σn -> Σ.
A useful application of such rewrite theories is that of model ﬁnding via rewrite
strategies [21].
Following the analogy of the design, where we have an abstract view and an
interpreted one, we have can also implement speciﬁcation mechanisms tailored to
the symbolic level. A possible approach is to follow the same principles as standard
spatial logics (e.g. [8]) where each operation of the algebra has modal operator as
counterpart. A more ad-hoc approach consists of deﬁning ad-hoc properties directly
(and thus more eﬃciently).
For instance, we can implement a binary predicate !> to be used as proposition
in the built-in LTL model checker. Predicate f1!>f2 holds whenever f2 does not
precede f1. It is based on predicate appears. The predicate appears(f1) holds if
the ﬁlter f1 is used. Below, we see the implementation of the satisfaction relation
|= for predicate !>.
op _ !> _ : Filter Filter -> Prop .
eq wrap(f1,c1) |= f2 !> f3 = f1 |= f2 !> f3 .
eq bypass |= f1 !> f2 = true .
eq filter(id1) |= f1 !> f2 = true .
eq seq(fp1,fp2) |= f1 !> f2
= fp1 |= f1 !> f2
and fp2 |= f1 !> f2
and not (fp1 |= appears(f2) and fp2 |= appears(f1)) .
eq par(f1,m1,d1,f2) |= f3 !> f4
= f1 |= f3 !> f4 and f2 |= f3 !> f4 .
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5 Analysis with ADR
In this section we give a brief illustration on how we can use an ADR speciﬁcation to
analyse software architectures. A typical software analysis activity is model ﬁnding,
i.e. to look for models violating or satisfying some properties in order to better
understand and eventually correct the kind of architectures (e.g. the style) under
consideration. As we have already mentioned, model ﬁnding is supported in our
implementation of ADR by rewrite theories simulating the design-by-reﬁnement
process.
Suppose for instance, that we are interested in ﬁnding conﬁgurations where ﬁlter
occurrences satisfy some ordering constraints. We start deﬁning some strategies
regarding the reﬁnement process: nt-refinement(n) requires to perform n non-
terminal reﬁnement steps, insert-filter introduces a ﬁlter. Strategy (amatch
Filter-nt ? fail : idle) ensures that no ﬁlter remains undeﬁned. In order
to ensure that the resulting design satisﬁes the desired ordering constraints we can
combine the match strategy operator with the satisfaction of predicates. In the
example below, for instance, we require (occurrences of) ﬁlter 0, 1 and 2 to appear
such that ﬁlter 1 does not precede ﬁlter 0, ﬁlter 2 does not precede ﬁlter 1 and ﬁlter
0 precedes (<) ﬁlter 2.
Maude> srew in FILTER-MODELCHECK : FClient-nt using nt-refinment(3); insert-filter *;
(amatch Filter-nt ? fail : idle) ;
match fk1 such that modelCheck(fk1, appears(filter(2))
/\ appears(filter(1)) /\ appears(filter(0))
/\ filter(0) !> filter(1)
/\ filter(1) !> filter(2)
/\ filter(0) < filter(2) ) .
...
Solution 1
rewrites: 821950 in 3292ms cpu (3289ms real) (249665 rewrites/second)
result FClient: wrap(seq(filter(0), filter(1), filter(2)), Client-nt)
...
Solution 7
rewrites: 2580108 in 11184ms cpu (11191ms real) (230681 rewrites/second)
result FClient: wrap(par(filter(1), Mux-nt, Dmux-nt, seq(filter(0), filter(2))), Client-nt)
No more solutions.
rewrites: 2948352 in 12300ms cpu (12307ms real) (239688 rewrites/second)
We obtain 7 diﬀerent conﬁgurations. We can choose one of them, say the last,
and verify if some of the ordering constraints are invariantly preserved by reconﬁg-
urations. For instance, we can drop the requirement regarding ﬁlters 2 and 0 from
the invariant and, of course, we exclude the swap rule from our reconﬁgurations (it
would lead to all possible orderings).
Maude> red modelCheck(
wrap(par(filter(1), Mux-nt, Dmux-nt, seq(filter(0), filter(2))), Client-nt),
[] (filter(0) !> filter(1) /\ filter(1) !> filter(2))) .
...
rewrites: 16466 in 88ms cpu (88ms real) (187103 rewrites/second)
result ModelCheckResult:
counterexample(
{wrap(par(filter(1), Mux-nt, Dmux-nt, seq(filter(0), filter(2))), Client-nt),’prop}
...
{wrap(par(filter(1), mux, dmux, par(filter(0), mux, dmux, filter(2))), Client-nt),’parall})
The model checker returns a counterexample. Indeed, the serialisation of ﬁlters
can violate some of the ordering properties. Now, we could ask whether there is
some conﬁguration satisfying the model constraints as well as the invariant. This
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time we combine rewriting strategies with the LTL model checker:
Maude> srew in FILTER-MODELCHECK : FClient-nt using nt-refinment(3); insert-filter *;
(amatch Filter-nt ? fail : idle) ;
match fk1 such that modelCheck(fk1, appears(filter(2))
/\ appears(filter(1)) /\ appears(filter(0))
/\ [] (filter(0) !> filter(1)/\ filter(1) !> filter(2))
/\ filter(0) < filter(2) ) .
...
Solution 1
rewrites: 927963 in 3640ms cpu (3641ms real) (254918 rewrites/second)
result FClient: wrap(seq(filter(0), filter(1), filter(2)), Client-nt)
Solution 2
rewrites: 1842210 in 8304ms cpu (8306ms real) (221832 rewrites/second)
result FClient: wrap(seq(par(filter(0), Mux-nt, Dmux-nt, filter(1)), filter(2)), Client-nt)
Solution 3
rewrites: 3121703 in 14156ms cpu (14158ms real) (220507 rewrites/second)
result FClient: wrap(seq(filter(0), par(filter(1), Mux-nt, Dmux-nt, filter(2))), Client-nt)
No more solutions.
rewrites: 3635581 in 15716ms cpu (15719ms real) (231315 rewrites/second)
We see that there are three possible such conﬁgurations. By an exhaustive
analysis of the respective state spaces using command search we can indeed conﬁrm
that the invariant holds.
6 Conclusion
We have presented a prototypical implementation of Hierarchical Design Rewriting
(HDR), a ﬂavour of ADR [5] with the concept of hierarchical design, which allows
for system speciﬁcations where some parts remain at the most abstract level and
others are interpreted. More precisely, we have explained how we are experimenting
with our algebra of hierarchical designs in Maude and have illustrated the use of
HDR for the development of a simple spam-ﬁlter architecture scenario.
We believe that the presentation of our prototypical implementation oﬀers sev-
eral contributions. First, we show that ADR is not only a well-founded theoretical
approach but also a tool-supported framework for the design and analysis of soft-
ware architectures. Second, for the sake of this presentation, even if we concentrate
on one particular algebra of designs and one particular scenario, we trace a method-
ology for developing other ADR-suited algebras and scenarios. Last but not least,
we oﬀer a further validation of the suitability of rewriting logic as a formalism for
the development and analysis of software systems.
Related Work. Our approach has been mainly inspired by graph-based ap-
proaches to architectural styles [17,24]. Indeed, ADR recast the work presented [17]
in algebraic terms, enriching it with standard rewrite mechanisms.
We have also taken inspiration from initiatives that promote the conciliation
of software architectures and process calculi by means of graphical methods [20]
and the unifying treatment of software refactoring, synthesis and development as
algebras over programs [3].
ADR also shares concepts with various approaches ranging from process calculi
that deal with reconﬁgurable component based architectures (e.g. [1]) to graphical
representation of concurrent systems such as those based on Synchronized Hyper-
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edge Replacement [13] or Bigraphs [18].
Maude has already been used in approaches to software architectures. For in-
stance, in [19] Maude is used to model and verify software architectures given in
LfP, a system description language with hierarchical behaviour. Another example
is [26] where a rewriting semantics of the CBabel architecture description language
is deﬁned.
ADR does not marry a particular model or language and its principles could be
applied to the above mentioned approaches. For instance, one could try to deﬁne
ADR architectural styles for SHR or Bigraph-based speciﬁcations.
Current and Future Work. We plan to work further on our prototypical
implementation. We are also interested in a deeper treatment of speciﬁcation and
veriﬁcation features with a special focus on model checking techniques to tackle the
state space problem, e.g by considering equational abstractions [22] guided by the
hierarchy. We will also work on validating the usability and expressiveness of ADR
by implementing encodings of various of the process calculi that are being developed
within SENSORIA, with a special regard to those that consider SOC-related aspects
such as sessions, transactions and compensations.
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